



O Details 👺 Text 🔯 Image 🐫 HTML

- operations which it had started before arrival of the DMA request and had not yet completed. Thus, when a DMA request arrives, the central microprocessor is not turned off immediately; some time passes before its disconnection (all output buffers of the central processor occupy a high-ohm resistance value). During this time span, while the central processor 14 is still in communication with the main memory 15, it must be ensured that the preprocessor 13 remains disconnected from access to the main memory 15.
- This is done in simplest manner by the clock delay member 268. This delay member is a frequency demultiplier which reduces the clock frequency at which the preprocessor 13 is clocked in the normal state to a much lower value compared with the normal value. In the present embodiment, the normal value of the clock frequency is about 4 MHZ, representing a pulse interval of the clock pulses of 0.25 .mu.s. When the clock delay member 268 is activated by the DMA pulse, it reduces the clock frequency to a value of about 0.33 MHZ. The interval between clock pulses is then about 3 .mu.s.
- The normal value of the clock frequency is given by a clock pulse generator 269, which furnishes the timing both for the central processor 14 and for the preprocessor 13. The pulses of the clock pulse generator 269 pass via line 270 to the frequency demultiplier 268. As long as the latter is switched to normal operation, the clock pulses of line 270 are passed undelayed via line 271 to the preprocessor 13 as operating clock pulses. But if a DMA request pulse is applied at the frequency demultiplier, the cycle described above occurs, in which the clock frequency of the pulses of line 270 is reduced in the manner described. Then only clock pulses of reduced frequency reach the preprocessor 13 via line 271. Preprocessor 13 is thereby delayed in its cycle; it is not yet ready for communication despite the DMA request having been issued. This situation changes the moment an acknowledgement signal is given by the central processor 14, whereby the central processor confirms that its own communication with the main memory 15 is terminated.
- In FIG. 16, this acknowledgement signal appears as DMA-enable signal in the output line 272 of the central processor. Thence it is applied via a line branch 273 on the one hand to the clock delay member 268; on the other head, it

O Details 👺 Text 🛂 Image 🚆 HTML FULL \blacksquare





Ready

